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Abstract 
Both enhancement- and depletion-mode AlGaN/GaN 
metal-insulator-semiconductor HEMTs were fabricated with 
Al2O3 as the gate dielectric formed by atomic layer deposition 
(ALD). With the common problems of threshold voltage 
hysteresis in AlGaN/GaN MIS-HEMTs, DC I-V and fast 
transient I-V as well as frequency-dependent C-V 
measurements were performed to characterize the threshold 
voltage shifts Vth and hence to systematically study the 
underlying mechanism. The experimental results reveal that 
Vth can be as high as 1.0 V at VG,max = 5 V in transient I-V 
measurements despite the much lower values of 0.42 V in static 
and CV measurements. This has significant implications in 
using AlGaN/GaN MIS-HEMTs for high voltage switching 
applications. Besides, multi-frequency C-V measurements 
show that the primary Vth is frequency independent but the 
second onset of voltage shifts (V2) shows obvious frequency 
dependence. These results imply the likely mechanism of slow 
(deep) Al2O3 interface traps accounting for V1 hysteresis, and 
fast (shallow) interface traps accounting for V2. 
Key words: AlGaN/GaN MIS-HEMT, Al2O3/III-N interface 
traps (fast and slow) and threshold voltage hysteresis.  
  
Introduction 
AlGaN/GaN heterostructure-based high electron mobility 
transistors (HEMTs) are promising electronic devices for high 
frequency, high voltage and high temperature applications. 
Most of the reported AlGaN/GaN HEMTs are depletion-mode 
(D-mode) devices due to the nature of two-dimensional 
electron gas (2DEG) at the AlGaN/GaN hetero-interface. 
Various techniques have been developed to realize the 
normally-off enhancement-mode (E-mode) operation, such as 
gate recess [1], fluorine plasma treatment [2] and p-type cap 
layer engineering [3]. In the realization of D- and E-mode 
devices, gate insulator can be used to suppress the gate leakage 
current in AlGaN/GaN metal insulator semiconductor 
(MIS)-HEMTs. However, Vth hysteresis (Vth) at large 
forward gate bias have been commonly reported in 
AlGaN/GaN MIS-HEMTs. The cause of Vth hysteresis is 
attributed to dielectric induced defect states at the 
dielectric/III-N interface. Different experimental efforts [4]-[7] 
have been attempted to the reduce Vth hysteresis. So far, very 
few research has been reported on the systematic studies of 
Al2O3/III-N interface states that induce Vth hysteresis. 
In this work, we use a combination of standard I-V, 
fast-ramp I-V and frequency-dependent C-V measurements to 
characterize the shifts in Vth of both E-mode and D-mode 
MIS-HEMTs for better understanding of the dielectric induced 
Vth hysteresis.  
     
      Experiments  
The AlGaN/GaN epitaxy used in this work consists of a 4-m 
GaN buffer on a Si substrate, a 0.4-m AlN spacer, a 23-nm 
Al0.25Ga0.75N barrier and a 3-nm GaN cap layer. The fabrication 
process started with mesa etching and the Au-free source and 
drain ohmic contacts were formed by e-beam evaporation of 
Ti/Al/Ni/TiN (25/125/45/55 nm) metal stacks. Annealing at 
800 °C for 45 s in N2 ambient was then performed by rapid 
thermal annealing (RTA). The contact resistance RC is 1.3 Ω • 
mm. 
Both D-mode and E-mode MIS-HEMTs were fabricated on 
the same wafer substrate in the first sample (referred to as 
sample A), with the structures and process steps shown in Fig. 
1(a) and (b) respectively. 300 nm plasma enhanced vapor 
deposition (PECVD) SiNx was deposited as an etching hard 
mask for the E-mode gate recess. Digital etching using O2 
plasma treatment at the GaN surface for 3 min at 60 °C with an 
RF power of 100 W was performed. Afterwards, the oxidation 
layer was removed by wet etching in 1:10 hydrochloric acid for 
1 min, after 40 cycles of digital etching. A partial recess depth 
of around 22 nm was verified by atomic force microscopy 
(AFM) for a slow etch rate of about 0.6 nm per cycle. 15 nm 
ALD Al2O3 gate dielectric for E/D-mode was deposited and 
Ni/TiN were finally evaporated as the gate metal.  
For comparison purposes, sample B of HEMTs was also 
fabricated but without the Al2O3 dielectric to study the III-N 
body induced Vth hysteresis.  
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Fig. 1. (a) Schematic diagram and (b) fabrication steps of E- and 
D-mode MIS-HEMTs fabricated on the same substrate in sample A. 
 
Results and Discussion  
Figs. 2(a) and 2(b) respectively show the typical ID-VG 
(linear and semi-log scale) of the D-mode and E-mode 
MIS-HEMTs of sample A. The threshold voltage Vth is about 
-10.4 V for the D-mode device and +0.6 V for the E-mode 
device as determined by extrapolation in the linear region. Both 
devices show similarly high on/off current ratio of 108.  
Bi-directional DC current-voltage (I-V) tests were 
performed to study the Vth hysteresis (the shift in Vth between 
the up and down sweeps) at different maximum gate voltage 
VG,max. During the up sweep, gate injection electrons are 
trapped by the dielectric/III-N interface states, and only fast 
electrons can emit during the down sweep. Deep acceptor-like 
traps (slow traps) cannot emit electrons and are usually 
negatively charged. They can partially deplete 2DEG electrons 
and therefore induce a positive shift of Vth during down sweep 
[8]. Solid lines in Fig.3 (c) show the static Vth hysteresis of the 
D-mode (black line) and E-mode (red line) MIS-HEMTs with 
ALD-formed Al2O3 in sample A, and D-mode (blue line) 
HEMT without Al2O3 in sample B. The Vth hysteresis at 
different VG,max is similar for both D-mode and E-mode devices 
of sample A. This indicates that the Vth hysteresis induced by 
gate injection electrons is not related to the AlGaN barrier, but 
the ALD-formed Al2O3 gate dielectric. This can also be 
confirmed by measurement results (blue line) of sample B 
because Vth hysteresis without Al2O3 is negligible at VG,max < 5 
V compared with sample A. The small Vth at VG,max = 5 V 
might be caused by large gate leakage current (which is not 
shown here). 
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Fig. 2. Transfer characteristics of D-mode (a) and E-mode (b) 
MIS-HEMTs of sample A. (device dimension: LGS /WG /LG /LGD = 5 
/50 /3 /10 µm). 
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Fig. 3. Experimental setup for transient measurements with RL = 1 k. 
(b) Triangular waveform Vg (t) and response Vd (t). (c) VG,max 
dependent Vth comparison between fast transient and static I-V 
measurements for E- and D-mode MIS-HEMTs with Al2O3 in sample 
A, and static I-V for D-mode HEMTs without Al2O3 in sample B. 
 
Fig. 3(a) shows the fast transient measurement setup as 
described in [9] to study the dynamic Vth hysteresis. The device 
under test (DUT) is connected in series with a load resistor RL 
=1 k. The waveform of the fast ramp gate voltage Vg (t) and 
the corresponding drain voltage response Vd (t) are 
simultaneously recorded by a digital oscilloscope in Fig. 3(b). 
The calculated Id-Vg curves are used to extract Vth between 
ramp-up and ramp-down. Fig. 3(c) gives Vth comparison 
between the fast transient and static measurements for both 
D-mode and E-mode MIS-HEMTs in sample A. It can be seen 
that Vth of transient measurements is always larger than that of 
static measurements. The discrepancies become increasingly 
large with high VG,max. Vth is less than 0.45 V for both E- and 
D-mode devices in static tests while Vth can be up to 1 V in 
transient tests at VG,max=5 V. As a result, Vth hysteresis can be 
much underestimated in conventional “slow” quasi-static 
measurements, due to recovery effects during relatively long 
measurement delay. Besides, higher VG,max leads to excessive 
filling of shallower (or fast) traps that can be detected by only 
fast transient I-V, but not the static tests [9].  
To study fast traps of Al2O3/III-N interface states and their 
impact on Vth hysteresis, frequency-dependent C-V 
measurements were performed. Figs. 4(a) and 4(b) respectively 
show frequency-dependent C-V curves of D-mode and E-mode 
MIS capacitors in sample A. The normal Al2O3/AlGaN/GaN 
capacitor exhibits two rising slopes, with the first slope around 
-8 V related to 2DEG formation and the second slope around 5 
V related to the Al2O3/AlGaN interface. The second slope 
reflects the electron transfer from the AlGaN/GaN interface to 
the Al2O3/AlGaN interfaces [7]. Fig. 4(c) shows the 
dependence of Vth on the interface emission time constant 
emission, with V1 at 100 nF/cm2 and V2 at 220 nF /cm2. V2 
increases with emission, indicating that fast traps (emission from 
ms to several s) contribute to the onset of voltage hysteresis 
V2 of the MIS capacitors but have little impact on V1. 
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Fig. 4. Frequency-dependent C-V curves. (a) D-mode and (b) E-mode 
MIS capacitors of sample A. (c) Frequency-dependent voltage 
hysteresis (V1 for the first slope and V2 for second slope). 
 
Conclusion 
Vth hysteresis has been systematically studied in E-mode and 
D-mode AlGaN/GaN MIS-HEMTs by DC I-V, fast ramp I-V 
and frequency-dependent C-V measurements. Larger Vth are 
obtained from transient I-V measurements and the worse Vth 
hysteresis is related to fast (shallow) traps at the Al2O3/III-N 
interface. The Vth hysteresis is underestimated in common 
static measurements of AlGaN/GaN MIS-HEMTs. 
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